Design of Digital Parity Generator Layout Using 0.7 micron Technology
نویسندگان
چکیده
منابع مشابه
Low Power Layout Design of Priority Encoder Using 65nm Technology
this paper provides comparative performance analysis of power and area of 4 bit priority encoder using 65nm technology. Two priority encoder approaches are presented, one with semi custom and the other with full custom. The main objective is to compare semi custom and full custom designed layout on the basis of two parameters which is power and area. Both the semi custom circuit simulation and ...
متن کاملLayout Design of a Furniture Production Line Using Formal Methods
This paper experiments application of different heuristic approaches to a real facility layout problem at a furniture manufacturing company. All the models are compared using AHP, where a number of parameters of interest are employed. The experiment shows that formal layout modelling approaches can be effectively used real problems faced in industry, leading to significant improvements.
متن کاملDesign and Implementation of an SRAM Layout Generator
In this paper the design and implementation of an SRAM layout generator is presented. The generated memories are aimed at implementation of system on chips for DSP applications. The purpose with the generator is to increase the design efficiency and reduce the dependency on commercial memories. The generator is implemented in SKILL in order to be easily modified for more advanced processes. The...
متن کاملDesign and Optimization of Parity Generator and Parity Checker Based On Quantum-dot Cellular Automata
Quantum-dot Cellular Automata (QCA) is one of the most substitute emerging nanotechnologies for electronic circuits, because of lower power consumption, higher speed and smaller size in comparison with CMOS technology. The basic devices, a Quantum-dot cell can be used to implement logic gates and wires. As it is the fundamental building block on nanotechnology circuits. By applying XOR gate the...
متن کاملDesign of Fault Tolerant Reversible Multiplexer based Multi-Boolean Function Generator using Parity Preserving Gates
Reversible logic is one of the emerging fields of research in the areas of low power computation, Optical information processing, Fault tolerant system, bio information, quantum computation and nanotechnology. ALU is the most vital component of any processing system and need to consume as much less energy as possible in the mean while must be resistant to faults. In this paper the design of a f...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: International Journal of Electrical and Computer Engineering (IJECE)
سال: 2018
ISSN: 2088-8708,2088-8708
DOI: 10.11591/ijece.v8i5.pp3550-3559